ABSTRACT Gate configuration phase transition fully depleted silicon-on-insulator (FDSOI) metaloxide-semiconductor field-effect transistor (MOSFET) without an external resistor is proposed using Pb(Zr 0.52 Ti 0.48 )O 3 (PZT)-based threshold selector (TS). Under 1 μA compliance current condition, the PZT-based TS exhibits its threshold switching property at ∼0.9 V (threshold voltage) and ∼0.01 V (hold voltage) over ∼4 orders of current. And its off-resistance is measured as ∼2.3 × 10 11 . The PZT-based gate configuration phase transition FDSOI MOSFET without an external resistor was fabricated by connecting the PZT-based TS to a baseline FDSOI MOSFET. It is confirmed that the fabricated external resistor-free phase transition FDSOI MOSFET can operate regardless of the aforementioned 1 μA of compliance current condition. This device has not only demonstrated the feature of ∼4 mV/decade subthreshold slope at ∼0.96 V of gate voltage, but it also has decreased the gate leakage current of the baseline FDSOI MOSFET by ∼10 times at 0 V of gate voltage and ∼320 times at 2 V of gate voltage.
I. INTRODUCTION
Since metal-oxide-semiconductor field-effect transistor (MOSFET) was invented and adopted for mass production in industry, the physical size of MOSFET has been successfully scaled down to nano-meter scale. As of now, the nanoscopic MOSFETs have been indispensable for portable and wearable products. On the other hand, as the physical size of MOSFET has become smaller over time, the active and passive power density in integrated circuits with billions of MOSFETs have been soared up because of incommensurate scaling in power supply voltage for MOSFET. This ever-increasing power density is originated from the physical and theoretical limit in the subthreshold slope (SS) of MOSFET. To be specific, using the thermionic emission process to flow electrons into channel region, MOSFET requires, at least, 60 mV of gate voltage to increase the drain-to-source current by 10 times at room temperature. In nano-scale device, this limit hampers the scaling of both drive voltage and threshold voltage, and therefore the power consumption in the device inevitably soars up. To mitigate this power consumption issue, two types of steep switching devices with the feature of sub-60-mV/decade SS have been proposed and studied: (1) the first type of steep switching device has taken advantages of using non-thermionic emission process, e.g., (i) bandto-band tunneling mechanism in Tunnel FET (TFET), (ii) mechanical movement of beam in nanoelectromechanical relay [1] - [3] . (2) The other type of steep switching device has employed the thermionic emission process. For example, negative capacitance FET (NCFET) is composed of a conventional MOSFET but with a ferroelectric layer in its gate stack. The NCFET makes good use of step-up voltage amplification, which is implemented by the polarization switching in the ferroelectric layer. The phase transition FET is comprised of a conventional MOSFET with a threshold selector (TS) (which is placed on one of the three electrodes, i.e., source, drain, and gate). The phase transition FET exploits the abrupt resistive switching (Mott transition and forming conductive filament, etc.) of the connected TS [4] - [6] . Among these new steep switching devices, the phase transition FET has attracted much attention because it is specialized to suppress leakage current as [7] , [8] , the proposed G-phase transition FET in this work enables to utilize the threshold switching property without an external resistor as well as without the use of compliance current. The investigated G-phase transition FET can significantly suppress the gate leakage current (I G ) at 0 V of gate-to-source voltage (V GS ) by ∼10 times and at 2 V by ∼320 times. Moreover, the investigated G-phase transition FET demonstrates the feature of ∼4 mV/decade minimum subthreshold slope when the gate voltage is forwardly swept.
II. CONFIGURATIONS OF PHASE TRANSITION FET
Phase FETs are categorized into three configurations: i) source configuration, ii) drain configuration, and iii) gate configuration. The source configuration phase (S-phase) transition FET was a prototype of phase FET [9] . The S-phase transition FET is composed with a TS, which is connected to the source region of a baseline transistor [see Fig. 1(a) ].
In the S-phase transition FET, the effective gate-to-source voltage [V GS ' -practically applied gate-to-source voltage (V GS ) to the baseline transistor] and effective drain-to-source voltage [V DS ' -practically applied drain-to-source voltage (V DS ) to the baseline transistor] are regulated by TS. Thus, thanks to the abrupt resistive switching feature of TS, the source configuration phase FET can have ultra-low off-state current and steep switching characteristics. However, the S-phase transition FET with a conductive filament-based TS reduces not only off-state current but also on-state current. Furthermore, to take advantages of using the conductive filament-based threshold switching, the set-up of compliance current is prerequisite in the S-phase transition FET. The setting eventually leads to an area penalty in an integrated circuit (IC) chip. The second configuration is the drain configuration phase (D-phase) transition FET. The D-phase transition FET is comprised of a baseline transistor with a TS (which is linked to the drain electrode of the baseline transistor [see Fig. 1 (b)]) [10] . Compared against the S-phase transition FET, this type of transition FET only regulates V DS ', so that it can prevent the degradation of on-state current. However, the D-phase transition FET needs to set up the compliance current, to use the threshold switching property, as in the S-phase transition FET. The last type of configuration is the gate configuration. The G-phase transition FET is fabricated by connecting a TS with the gate electrode of a baseline transistor [see Fig. 1(c) ]. The G-phase transition FET only modulates V GS '. In recent works, the G-phase transition FETs with non-conductive filament-based TS certainly require an external resistor to turn on the TS due to the resistance difference between the gate dielectric and the TS [7] , [8] . The voltage division between the external resistor and the TS makes it sure the steep switching characteristic without the on-state current degradation. However, like the transition FETs mentioned above, the use of an external resistor in G-phase transition FET is closely associated with an area penalty in an IC chip. The PZT-based G-phase transition FDSOI MOSFET in this work can operate without an external resistor, so that there is no area penalty.
III. DEVICE DESIGN AND FABRICATION PROCESS
FDSOI MOSFET was prepared as a baseline transistor. The channel length and width of the FDSOI MOSFET are 10 and 1 μm, respectively. A 2.5 nm SiON layer (ε SiON = ∼5) was used as the gate dielectric layer. And, TiN (its work function = 4.4 eV ∼ 4.6 eV) was used as the gate material. The PZT TS device was fabricated as follows: First, a sputtered Pt (150 nm)/Ti (10 nm)/SiO 2 (300 nm)/Si substrate was prepared. Note that the platinum layer is the bottom electrode (BE) of the fabricated PZT-based TS. Then, the PZT layer was deposited onto the platinum layer, by using the spin-coating process at 5500 rpm for 90 s. Subsequently, the device was postannealed using rapid-thermal-annealing (RTA) at 530 • C for 55 mins. Afterwards, the silver top electrode (TE) was deposited by means of thermal evaporator. Note that the thickness of silver top electrode is ∼50 nm. In the PZT-based TS, the silver electrode forms conductive filaments within the layer, and thereby they lead to resistive switching. Note that the active area is 3.14 × 10 −4 cm 2 . Finally, the external resistor-free PZT G-phase transition FDSOI MOSFET was fabricated by electrically integrating the BE of TS device into the gate electrode of the FDSOI MOSFET. All the experimental results were measured with a Keithley 4200A-SCS at room temperature.
IV. RESULTS AND DISCUSSION
The PZT-based TS device shows the threshold switching property by means of the formation and rupture of conductive filaments [11] , [12] . In other words, as far as the filament is not completely formed, there is no conductive path for carriers, so that the TS device behaves either as a resistor in low-resistance state or as a capacitor in high-resistance state. In this sense, the connection of TS to the gate region would not seriously affect the switching speed of a G-phase transition FET. is ∼2.3 × 10 11 . Compared against the previous studies [9] , [10] , the external resistor-free G-phase transition FET can be implemented because the aforementioned resistance value is quite comparable to the resistance of the gate dielectric material. Figures 3(a) and 3(b) illustrate the measured I DS -V GS and I G -V GS of the baseline FDSOI MOSFET and the PZT-based G-phase transition FDSOI MOSFET, respectively. Note that the applied drain voltage is 0.3 V. It is noteworthy that, unlike S-phase and D-phase FETs, the G-phase transition FET is being operated at the drain voltage lower than the threshold voltage of the PZT-based TS device. This is because the S-/D-phase FETs originally need a drain voltage higher than the threshold voltage to turn on its TS device. Even though there is no compliance current set-up of 1 μA [see Fig. 2 ], the PZT-based TS in the G-phase transition FDSOI MOSFET clearly demonstrates the threshold switching property owing to low I G of this device. From these results, it is predicted that, unlike S-phase and D-phase transition FETs, an external resistor-free G-phase transition FET can retain the linear region in its output transfer curve because the G-phase transition FET does not have a lower limit of drain voltage [8] .
The PZT-based G-phase transition FDSOI MOSFET shows the steep switching characteristic over ∼3 orders 188 VOLUME 7, 2019 of current at ∼0.96 V of V GS . As the gate voltage increases, the voltage applied to the PZT-based TS device also increases, resulting in turning on the PZT-based TS device. Compared with ∼123 mV/decade of minimum SS of the baseline FDSOI MOSFET, the PZT-based G-phase transition FDSOI MOSFET shows ∼4 mV/decade (forward sweep) and ∼32 mV/decade (backward sweep) of minimum SS. This characteristic can help to scale down the drive voltage below the minimum drive voltage (e.g., ∼0.25 V) of conventional MOSFETs (including FDSOI device). Minimum SS for backward sweep is slightly worse than that for forward sweep, as the TS device is not fully turned off at ∼0.9 V of V GS . However, the TS device is eventually turned off as the gate voltage decreases down to ∼0.3 V. I G decreases by ∼10 times at 0 V of V GS and ∼320 times at 2 V of V GS . Likewise, this gate configuration device structure causes the gate voltage division between the gate oxide layer and the TS device, so that the electric field between the gate oxide layer and the drain region of transistor is effectively weakened. In other words, this structure can mitigate gate-induced drain leakage (GIDL) problem, which is one of the "adverse" problems in nanometer scale devices, because GIDL is caused by the band-to-band tunneling (which is induced by the high electric field) at the gate/drain interface. The on-state current of the PZT-based G-phase transition FET only decreases by ∼25 % because almost no gate voltage is applied to the already turned-on PZT-based TS device. Table 1 shows the comparison inbetween the baseline FDSOI MOSFET and the PZT-based G-phase transition FDSOI MOSFET. It is noteworthy that there is no significant improvement in on/off current ratio for the given power supply voltage. This is because the investigated G-phase transition FET only reduces I G (not I DS ). Therefore, in order to lower the power supply voltage, the conditions for improving the on/off current ratio need to be delved into. Notice that, although the PZT material was used to propose an external resistor-free G-phase transition FDSOI MOSFET in this study, the other CMOS-compatible materials (e.g., HfO 2 ) can be used [6] . The PZT-based G-phase transition FDSOI MOSFET shows the improved device performance. However, there are still rooms for investigating the phase transition FET: for example, (i) improving the switching speed, (ii) lowering the threshold voltage and off-state current, and (iii) suppressing the hysteresis. First, the relaxation time of TS device would more or less determine the switching speed of phase transition FET. The relaxation time needs to be shortened for fast operation (e.g., ∼GHz operation). The relaxation time of TS device can be reduced by using metal compounds like AgTe (which can help to dissolve conductive filaments [12] ). Likewise, the threshold voltage and off-state current of TS device must be modulated for ultra-low power applications. Both threshold voltage and off-state current are proportional to the thickness of metal-oxide layer. Therefore, the miniaturization of device size would be helpful for ultra-low power applications. Last but not least, the hysteresis of TS device (i.e., voltage difference between threshold voltage and hold voltage) would cause the hysteresis window in phase transition FET. The hysteresis window must be removed or minimized to address reliability issue. The hysteresis of phase transition FET can be removed by decreasing the hysteresis of TS device as well as by adjusting the resistance of TS and gate dielectric layer. Therefore, the close association between hysteresis and characteristics of TS device needs to be further investigated.
V. CONCLUSION
The PZT-based external resistor-free G-phase transition FDSOI MOSFET is suggested and fabricated. The PZTbased TS device shows the threshold switching property over ∼4 orders of current under the compliance current condition of 1 μA. It is observed that the PZT-based TS device has the off-state resistance of ∼2.3 × 10 11 . The PZT-based G-phase transition FDSOI MOSFET is fabricated without an external resistor, by simply linking the PZT-based TS device to the gate region of the baseline FDSOI MOSFET. The TS device in the PZT-based G-phase transition FET has shown the threshold switching characteristic without any setup of compliance current condition of 1 μA. The investigated G-phase transition FET has exhibited ∼4 mV/decade of minimum SS over ∼3 orders of current at ∼0.96 V of V GS . The gate leakage current of the baseline FDSOI MOSFET is reduced by a factor of ∼10 at 0 V of V GS and ∼320 at 2 V of V GS with the decrease in on-state current by ∼25 %. Last but not least, advantages and limits of G-phase transition FET is discussed in detail.
